Register files (RF) represent a substantipl portion of the energy budget in modem processors, and are growing rapidly with the trend towards wider instruction issue. The actual access energy costs depend greatly on the register file circuitry used. This paper compares various RF circuitry techniques for their energy ejl ficiencies, as a function of architectural parameters such as the number of registers and the number of ports. The Port Priority Selection technique was found to be the most energy eficient. The dependence of register file access energy upon technology scaling is also studied. Howevel; as this paper shows, it appears that none of these will be enough to prevent centralized register jiles from becoming the dominant power component of next-generation superscalar computers, and alternative methods for inter-instructio ' 1 communication need to be developed. Split register file architecture is analyzed as a possible alternative.
Introduction
Current microprocessor design has a tendency towards wider irstruction issue and increasingly complex out-of-order execution. This leads to growth of the on-chip hardware, and, consequently, an increase in dissipated power. In [8] the authors have described and analyzed those portions of a microarchitecture where complexity grows with increasing instruction-level parallelism. Among them are: register rename logic, wakeup logic, selection logic, data bypass logic, register files, caches and instruction fetch logic. These structures are usually centered on multiported memory macros whose storage size and the number of ports grow with increasing issue width.
The silicon area of a multiported memory, built using convertional approaches, grows quadratically in the number of ports [ 101. Therefore, taking into account growth both in storage needs and the number of ports, we should expect that the power portion of mult! -ported on-chip memories will grow rapidly in the future.
In this paper we concentrate on the power dissipation of an integer R E The developed approach can also be applied to other CPU on-chip multiported memories. Our model will express the RF a(:-cess energy in terms of the read and write port number, NTead and Nurite, the number of registers, N,,,, and several other relatively simple system and technology parameters. It tries to find the lower bound of the RF power that can be approached by different implementations Such a model is badly needed for architectural studies, where we are mostly interested in relative energy (power) estimates that would allow us to compare energy complexity of different ai: chitectures.
The organization of the paper is as follows: Sections 1 through 5 give an energy analysis of various RF circuitry tech-"This work was supported in part by the National Science Foundation under C h i t No.MIP-9543682.
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Conventional approach
The conventional multiported memory cell for a RF typically uses two bit lines per write port and one bit line per read port, as well as one word line for every port to control the connection of the cell to the bit lines of the corresponding port [81, [lo] , [61. Multiple word lines can go high at the same time in case of simultaneous access through several ports to the same cell. Therefore the cell must be capable of driving significant current which is proportional to the number of read ports. To protect the data stored in the cell during such multiple read accesses, an additional buffer is typically inserted between the cell flip flop and the read pass transistor further referred to as a decoupling buffer. Because of this decoupling buffer, the read bit line cannot serve as a write bit line, and thus the total of Nread + 2Nwr;te bit lines are needed.
Read access energy
We will consider four terms in the read access energy: the word line energy, Ewl,read, bit line energy, E b l , r e a d , sense amplifier energy, E S A , and energy for driving control signals, Econtrol. is the metal word line capacitance per unit length, and Wcell is the cell width. If the number of ports is large enough, then the cell sizes are determined by the bit line and word line crossing area, therefore, W c e l l = ( 2 N w~i t e + &e&) * W p i t c h .
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Bit Line Energy.
In estimating bit line energy we assume that the word line is pulsed for the minimum time required for reading data from a cell [4]. There is, however, a limitation on how short the word line activation pulse can be. We assume that for robustness reasons, the word line activation pulse cannot be made any shorter than TpeqPiod, where Tperiod is the CPU clockmg period. If bit lines are so short that the signal V,,,,, can be developed in a shorter period, then weaker cell transistors should be used to avoid energy waste, or a word line swing control circuitry can be used, as
In addition, a safety margin must be provided to ensure that the word line pulse is long enough even under process comer conditions. We assume that a 30% margin is sufficient: Mmargin = 1.3 which means that if the bit line signal V b l = V,,,,, i s sufficient for reliable sensing under nominal conditions, then the word line should be activated for a longer interval, such that the bit line In order to save energy, it is desirable to activate SA's for as short interval as possible. We assume, as for the word line, that the shortest SA activation pulse we can afford without sacrificing 
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sumed that the size of the precharge transistors is proportional to the bit h e capacitance, W p r e c h a r g e = 40C,,t,, in order for the precharge time to be independent of the bit line capacitance. Figure 1 shows the main components to the read access energy versus the number of registers, and the number of ports. Here and in the following we assume Nbits = 64, N r e a d = 2Nwrite. For large register files the bit line energy is the dominant component; for small register files the sense amplifier energy dominates.
Write access energy
For write access energy we consider three terms: word line energy Ewi , , , , , . ; t e, bit line energy E b l , w r i t e , and the energy dissipated driving control signals Ectrl,write. The terms Ewl,wr;te and Ectrl,write are estimated similarly to those in the read access [ 111.
Writes to a cell are usually done by a full-swing differential signal to ensure fast write operation and robust noise margins [IO] , which results in energy dissipation of Cbl,w&eV$.
The write energy can be reduced if after every write operation we equalize the write bit lines through an equalizing transistor. In this case, in the limit, we save half of the energy, so that = iCbl,writeNbitsVd2dd. Figure 2 shows the main components to the write access energy. The average access energy per instruction is a weighted sum of the read and write access energies. We have measured on integer programs that for the Sparc -V8 architecture there are on the average 0.95 RF read and 0.6 write accesses per instruction, therefore, E a v e r a g e = 0.95ETea,j + 0.60EwTit,. The worst case energy per instruction is about twice as much as the average energy. To estimate the worst case access energy we assumed that every instruction issued reads two operand from and writes a result to the RF, besides the values read from the RF are such that read bit lines are discharged every other read access.
Possible improvements
There are at least two modifications to the conventional R F architecture that could improve the energy efficiency. The first one reduces the average energy of the write access, taking advantage of the correlation between consecutive writes. If we choose not to precharge write bit lines after writes, the energy is dissipated only when the value being written by a particular port is different from the previous value written through the same port, so that E b l , w r i t e = a C b l , , , ; t e V & , where a is the percentage of the writes to individual cells in which the written value is different from the previous value written by the same port. We have measured that for the SPARC-V8 architecture a is in the range from 0.25 to 0.3fi for most integer applications.
The second modification is to use a synchronous latch-type SA that eliminates the dc power component. For this kind of SA, when used in the single-ended read scheme, the reference voltage must be generated however. The power of the latch-type SA consists of the power due to the short-circuit current that flows through the SA while it is in a metastable state, and the power due to capacitive loading. In [ 1 11 we give a simple estimate for the SA energy, Overall, we observe an almost 40% improvement in energ:y efficiency compared to the original version for small RF's due to the use of a more energy-efficient sensing scheme, and about 30% improvement for large RF's due to energy savings during write clperation.
E s a , i a t c h = & v d d I d s a t T p e r i o d .
Current -Direction Sensing
In [l] the authors justify the use of the current sensing schenie to increase sensing speed in the case of heavily loaded bit lines. This idea of using a very low input impedance SA is also very attractive from the energy prospective.
Due to the small impedance at the sensing node, the signal current from the memory cell can be injected into the sense ampilifier without the need for charging or discharging the bit line capacitance. As a consequence, the voltage change on the bit lines during cell access is extremely low, eliminating the source of most voltage noise coupling problems, and yielding low power dissipation during the sensing operation.
The word line energy, E w l , r e a d r and the control signal energy, EcontTol are estimated similarly to those in the previous section. In [ I l l we derive a simple estimate for the SA energy, E S A = +&dTpe$-io&sat.
The bit line energy can be estimated as E b f , T e a d = I c e l l V & T w l , where I c e l l is the cell current during the read access, Twl is the word line activation pulse length.
To minimize the bit line energy we need to minimize both I c e i l and Twl. The minimum value of the SA input current sufficient for reliable sensing, I,,,,, is determined by the sensitivity of the SA which, in tum, depends on mismatches in transistor parameters in the SA. We will use the value of Isense = 100uA in our estimates [ 111 [5] .
As before, we require the sensing to be done in Twr = G p time, therefore we need that the cell current be at least Ice!l = Mmargin, where ~b l is the bit line resistance, and T S A is the sense amplifier input resistance. The estimates for these values are given in [ 1 11. We assume, as before, that the 30% safety margin should be provided to ensure that cell supplies sufficient current even in the process comer conditions. The restriction on the minimum cell current above makes it sure that sufficient current flows through the SA by the end of the word, line Figure 3 compares the average read access energy of the RF with the current direction sensing scheme (the 2nd bar) and that of the conventional RF (the 3d bar). For small register files, where the SA energy is the dominant component (Fig. 1) the use of the current-direction sensing technique results in increased read access energy, while for large RF, where the bit line energy dominates, the read access energy is significantly reduced.
Differential Sensing Scheme
The differential sensing scheme has the ability to sense small bit line swings, resulting in lower energy, and higher speed.
The derivation of the formulas for read and write access energy of a double-ended sensing scheme follows the one for the singleended scheme in Section 1. The cell width in for the double-ended sensing is larger, however, Wcell = ( 2 N W T i t e + 2 N T e a d ) * W p i t c h r resulting in a higher energy for all signals running across the RF, such as E w l , T e a d r E w l , w r i t e , Econtrol. Also, additional pass transistors represent an extra load on read word lines, as compared to the single-ended scheme, though they do not need to be as large as in the single-ended scheme.
In estimating the energy dissipated in bit lines we make the same assumptions as for the single-ended scheme in Subsection I. I. The bit line signal sufficient for reliable differential sensing, V,,,,, , is much less than that in the case of using the singleended sensing scheme. There are three components to the Vsense: offset voltage due to transistor parameter mismatches, capacitive asymmetry and the coupling noise. To be specific, we assume that the cross-coupled latch-type SA is used, because it is both energy efficient and fast [4] . In [ l l ] we show that the minimum sensing signal for this kind of SA can be estimated as Ken,, = 1 5 0 m V , of which a 60mV component is assumed to scale down with V d d , and a 90mV is assumed not to scale.
We should notice that with the use of offset-compensating techniques or/and careful layout used for SRAM memories, the offset voltage can be significantly reduced. However, taking into account the huge number of SA's in register files, and area and/or power penalties of these techniques, we assume that they will not be used for RF's in the nearest future. Figure 3 compares the average read access energy of the RF with the double-ended sensing scheme (1st bar), current-direction scheme (2nd bar), and that of the conventional RF (3d bar). The double-ended sensing yields improvement in energy efficiency for all RF sizes due to the reduced read bit line swing. The write access energy is slightly more than that in the conventional RF architecture because of the increase in capacitance of all lines running across the RF. The primary disadvantage of the differential sensing approach is the area penalty which is approximately 50%. The increase in area results in higher energy dissipation of other components to the total CPU energy, not taken into account in the present model, such as clock distribution energy and energy of driving longer data busses.
Low Swing Write Technique
According to the two previous sections, the energy of the read access can be reduced by decreasing the swing on read bit lines. Then, the write cycle energy begins to determine the average access energy per instruction. We saw in Section 1 that in the conventional RF architecture the energy during the write operation is dissipated primarily in write bit lines. Consequently, write swing reduction is essential for reducing the RF access energy.
One way to reduce the write swing is to use the Driving Source Line (DSL) cell architecture, [7] . The basic idea is to connect the sources of the n-channel transistors in the cell to the source line, FigS. During reads the source line is driven low, and the cell operates as a conventional cell. During write operation the source line is either left floating, or driven high, depending on the bit line precharge voltage, so that a small swing on bit lines is sufficient to change the potential at the nodes inside the cell. At the end of the write cycle the source line is driven low, and the cell works as a latch-type SA, latching the new data.
The write access energy consists of the same components as before, plus the energy for driving the source lines which is estimated similarly to the word line energy. The energy dissipated in the cell during low-swing write operation is estimated to be the same as that of the latch-type SA. To estimate the bit line energy it is necessary to know the bit line swing sufficient for reliable writes to a memory cell, VwTite. It is estimated similarly to V,,,,, for a latch-type SA in the previous section. Some of the terms to the VwTite for a cell are larger, however, than the corresponding terms to the V,,,,, for a SA. In [ll] we estimate the value V&te for the RF cells to be 250mV, of which a lOOmV component is assumed to scale down with V d d , while the other 150mV component is assumed not to scale. Figure 4 compares the write access energy in the RF with the low-swing write technique and that of the conventional R E We observe an improvement in energy efficiency of the write access for all RF sizes. The low-swing write technique can be combined with various read sensing techniques, as described before. We expect that low-swing writes will become a common technique in multiported register files.
Port Priority Selection technique
The Port Priority Selection (PPS) technique [9] allows us to significantly reduce the register file area and, consequently power, by reducing the number of word lines and bit lines. The idea of the PPS technique is based on the observation that when several ports need data from the same location, we do not actually need to read multiple copies of data from the cell. One copy would be sufficient if we could distribute the data among all the ports that need it. Based on this observation, we can prohibit the simultaneous read access of more than one port to the same cell. If more than one port tries to read data from the same cell, a special priority mechanism chooses among these ports the one with the highest priority, and allows this port to access the cell. All the other ports get the data from the bit lines of the port with the highest priority. For efficient realization of the priority circuitry and the data steering mechanism we refer the reader to [9] .
Once the cell no longer needs to be capable of driving more than one pair of bit lines at a time, the decoupling buffer between the cell flip flop and the read pass transistor which serves to protect the cell data in the conventional design is no longer needed. With this removed, the same bit lines can be used both for read and write operations, assuming they are separated in time. The combination of differential reads (Section 3) and low swing writes (Section 4) appears particularly natural. The only difference between the read and write operations is that the source line is at the ground during read operation, and it goes high during the write operation (assuming Vdd precharge of the bit lines). The use of the same bit line pairs both for reads and writes allows us to reduce the number of bit lines from 2NT,,d + 2NwuTzte to 2NTead.
With the use of the PPS technique, the only information that really needs to be passed to the cell through word lines during read or write operation is the number of which of the bit line pairs the cell needs to be connected to. In the limit, log, Nread word lines would be sufficient to pass this information. In this case, however, this information would need to be fully decoded within t ' . : cell, which might not be area efficient and would cause extra delay in the access time. As a compromise, partial port number decoding within the cell allows us to reduce the number of bit lines and optimize the cell area.
In [9] the (y + 1) -+ Nread partial decoding scherne is used, such that all bit line pairs are divided into two halves, and the signal on an additional select line (Fig.5) indicates to which half of the bit lines the cell is to be connected, so that a total of (* + 1) lines are needed. This scheme appears to be optimal for a wide range of the number of ports. Therefore, we will asmme this scheme in the following estimates.
The energy estimation for the RF using the PPS technique is, basically, the combination of the results for the differential read and low-swing write schemes. The cell width and height are significantly reduced compared to Sections 3 and 4. Now Wcell = 2NreadWpitch, and ffceii = (+ + 1 + 2 + l)Wpitch, where the term stands for the number of one-hot word lines, '1' stands for the select line, '2' stands for power and ground lines, and an additional '1' stand for the source line. The port priority and data steering circuits consume additional energy which is estimated to be of the order of 10% of the RF array energy for a small number of ports. Moreover, the asymptotic growth of the energy of these units as the number of ports and registers in the RF grows is less than that of the RF array energy. The PPS RF architecture results in significant improvements in energy efficiency for large register files. In addition, for large number of ports, the cell area is reduced almost three times, resulting in reduction in energy of other components not taken into account in this model, such as clock distribution and data routing energy. Thus the PPS register file architecture combined with differential reads and low-swing writes is a very worthy candidats for future low power register files.
Application to Superscalar Architecture
In this section we apply the energy model to superscalar architectures to analyze the dependence of the register file energy upon the processor issue width (IW). We assume for the number of ports: Nread = 2IW, and Nwrite = I W . To estimate the number of registers we use the results in [ 2 ] , where it was found that for a fourissue and eight-issue machines the performance saturates around 80 and 128 registers, respectively. Based on this data, and assuming that 40 registers is sufficient for a single issue machine, we ex rapolate the dependence linearly to two-and 16-issue machines.
The average RF access energy per instruction versus the microprocessor issue width is plotted in Fig. 7a this range the PPS case grows at about square root of the conventional RF architecture case. The chart in Fig. 7a does not take into account technology scaling, whereas machines with higher issue width are usually built on more advanced processes. To take into account technology scaling we plotted in Fig. 7b the average access energy as a function of issue width and technology feature size. High-speed scenario [3] scaling was assumed, and all other scaling assumptions are as stated in the preceding sections. Fig. 7b shows that if every new machine with higher IW is built using a more advanced process or, in other words, if we are moving along the diagonal going through point (A = 0.5p, IW = 1) to (A = 0.13, IW = 16) in the coordinate plane, then the average access energy per instruction can be moderated for the RF using the PPS technique.
If we are interested in dissipated power, however, we need to take into account the increase in the clocking rate for smaller technology feature sizes. Also, we must be able to estimate the maximum sustained power of the RF, dissipated if the maximum number of instructions, determined by the IW of the processor, are issued every clock cycle. The result is that the maximum power grows rapidly with increasing IW, even for the PPS RF architecture built using technology that tracks the growth in IW.
It must also be stressed that all the analysis discussed above assumed the very aggressive energy management techniques described in this paper, including pulse word line activation technique for reducing the bit line swing to the minimum, pulse activation of the sensing circuitry, fully cutting off precharge during reading and writing, taking advantage of the statistics of the data stored in RF memory cells, minimum transistor sizing wherever possible, use of equalizing transistors to save bit line energy during precharge, also the short-circuit currents were assumed to be negligible. In real wold CPUs the desire for speed will often not permit some of these techniques, meaning that real register file powers are even higher. The conclusion is that none of the known circuit techniques solves the problem of rapid RF power growth for the machines with increasing IW. Neither does aggressive technology scaling solve the problem for high-speed microprocessors. This result should motivate the development of inter-instruction communication mechanisms alternative to the centralized register file.
Split Register File Architectures
In a recent work [12] we studied split register file architectures as an altemative to the conventional centralized register file architecture. Our approach to the register file decentralization is based on a hypothesis that there exist certain groups of instructions in the dynamic instruction sequence such that the inter-instruction com-munication is likely to be mostly local within each group. If this is the case, then we can implement a CPU as a collection of processing unit clusters and provide each cluster with a local physical register file which will be small, fast and low-power. At run-time, instruction despatch logic tries to steer every instructions to the cluster where instructions producing its register source operands were executed, meanwhile exploiting as much of the available ILP as possible. A desired result of such partitioning would be that instructions access local register files most of the time. Additional paths are provided for inter-cluster traffic.
We verified the above hypothesis by considering an optimal partitioning of instructions in the dynamic code sequence into groups such that inter-instruction communication across group boundaries is minimized, while executing instructions from different groups in parallel would exploit most of the ILP available in a program. A partitioning was constructed using an algorithm [12] that approximately solves the problem of optimal partitioning of a program graph into n subgraphs (n equals the number of clusters) such that the number of inter-subgraph edges (inter-cluster RF accesses) is constrained to be below a specified limit k . The sets of instructions resulting from this partitioning are dispatched to different cluster, and an execution-driven simulator measures the achievable IPC for the specified n and IC. Some of the results for a few integer benchmarks are given in Table 1 . Entries in the Table  columns show the measured performance for specified constraints on the rate of inter-cluster register file accesses, divided by the maximum achievable performance for the given number of clusters n (when traffic constraint k is disregarded). 
Conclusions
In this paper we have developed energy models for multiported registers files with a variety of architectural variations. The port pnority selection technique was found to be the most energy efficient, and seems to provide significant energy savings in comparison to traditional approaches, especially for large register files. Given the critical role played by centralized register files in modem superscalar computer architectures, we used the developed model to express the register file power as a function of processor issue width. Even assuming aggressive technology scaling to track the growth in register file requirements, the resulting power growth is huge, and may begin to swamp the power budgets for future microprocessors. This leads to the inescapable conclusion that the use of a centralized register file as an inter-instruction communication mechanism is going to become prohibitively expensive. Alternative techniques involving more than just circuit tricks are going to be necessary. Split register file architecture is studied as a possible altemative, and is shown to hold certain promise. More detailed analysis of this approach is a target of our future work.
